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T
wo-dimensional materials, such as
graphene and single layers of boron
nitride (BN) or molybdenum disulﬁde
(MoS2), are the thinnest known materials
with electronic properties that can be ad-
vantageous for a wide range of applications
in nanotechnology.16 Being only one layer
thick, they represent the ultimate limit of
scaling in the vertical direction and could
oﬀer reduced power dissipation because of
smaller short channel eﬀects.7 They can
also be regarded as a complete material
library containing all the components ne-
cessary for building electronic circuits in
which insulating BN could act as the sub-
strate and gate dielectric barrier,6 graphene
as an interconnect while MoS2 or another
2D semiconductor could play the role of a
semiconducting channel.4 Because gra-
phene is semimetallic, it could form the
ideal contact to 2D semiconductors, capa-
ble of supporting large current densities,8
exceeding 109 A/cm2 (ref 9). Furthermore,
the lack of dangling bonds at the interface
between graphene and 2D semiconductors
would suppress the appearance of interface
states and charge traps. As the graphene's
work function can be electrostatically or
chemically tuned,10 it could also be adapted
to a wide variety of 2D semiconductors with
diﬀerent work functions and band gaps. In
this work, we demonstrate the integration
of a 2D semiconductor in the form of mono-
layer MoS2 with graphene electrodes. The
basic device functions as a ﬁeld-eﬀect tran-
sistor, with ohmic contacts and performance
comparable to similar devices with metal
contacts.4 Furthermore, this device can serve
as a prototype for more advanced devices
based on a 2D architecture. We demonstrate
this by adding a charge trapping layer in the
form of a multilayer graphene ﬂoating gate,
resulting in a new heterostructure capable of
operating as a nonvolatile memory cell.
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ABSTRACT
Memory cells are an important building block of digital electronics. We combine here the unique electronic properties of semiconducting monolayer MoS2
with the high conductivity of graphene to build a 2D heterostructure capable of information storage. MoS2 acts as a channel in an intimate contact with
graphene electrodes in a ﬁeld-eﬀect transistor geometry. Our prototypical all-2D transistor is further integrated with a multilayer graphene charge
trapping layer into a device that can be operated as a nonvolatile memory cell. Because of its band gap and 2D nature, monolayer MoS2 is highly sensitive to
the presence of charges in the charge trapping layer, resulting in a factor of 104 diﬀerence between memory program and erase states. The two-
dimensional nature of both the contact and the channel can be harnessed for the fabrication of ﬂexible nanoelectronic devices with large-scale integration.
KEYWORDS: two-dimensional materials . dichalcogenides . MoS2 . graphene . nanoelectronics . memory . heterostructures
A
RTIC
LE
BERTOLAZZI ET AL. VOL. XXX ’ NO. XX ’ 000–000 ’ XXXX
www.acsnano.org
B
The use of 2D materials could oﬀer immediate prac-
tical advantages for the realization of memory devices
based on the ﬂoating gate transistor structure.11 In
current ﬂash memory technology, serious hurdles need
to be overcome to advance deviceminiaturization, both
in the lateral and vertical directions. Vertical scaling
leads to reduction of the program/erase voltages but
is limited by the requirement of charge retention on the
ﬂoating gate, which sets the limit for a minimum
tunneling oxide thickness (∼5 nm). On the other hand,
lateral scaling, driven by the quest for higher data
storage capability, is seriously limited by the capacitive
coupling between the drain electrode and the ﬂoating
gate, which results in a longer penetration of the drain
ﬁeld in the transistor channel12 as the device is scaled.
Furthermore, interference between neighboring cells
leads to an undesirable spread in the threshold voltages
of thedevices.13 Theeﬀect of capacitive interference can
be signiﬁcantly diminished through the reduction of the
ﬂoating gate thickness,14 while the reduction of elec-
trode thickness can diminish the coupling between the
electrodes and the ﬂoating gate. Because of this, it is
extremely interesting to investigate the suitability of 2D
materials for use in memory devices where they could
replace traditional choices for semiconducting channels,
interconnects, and charge trapping layers.
RESULTS AND DISCUSSION
Figure 1 shows the structure of our memory device,
composed of two transistors fabricated on the same
monolayer MoS2 ﬂake placed over graphene stripes
acting as source and drain electrodes. A piece of
multilayer graphene (MLG), 45 layers thick, separated
by a 6 nm thick tunneling oxide layer (HfO2) from the
monolayer MoS2 channel acts as the ﬂoating gate. We
chose multilayer graphene as the ﬂoating gate be-
cause of its work function (4.6 eV) which is not sensitive
to the number of layers and results in a deep potential
well for charge trapping and improvedcharge retention.
Furthermore, the low conductivity along the vertical
c-axis suppresses detrimental ballistic currents across
the ﬂoating gate,15 while a higher density of states
(>4.4  1013 cm2 eV1) with respect to its single-layer
counterpart (8  1012 cm2 eV1)16 would allow more
charge to be stored on it resulting in a larger memory
window. The ﬂoating gate is further capped by a 30 nm
thick blocking oxide layer at the top. The conductivity of
the MoS2 channel depends on the amount of charge
stored in the ﬂoating gate (FG) and is modulated by the
voltage Vcg applied to the control gate electrode (CG),
which can also be used to vary the amount of charge
stored on the ﬂoating gate.
The fabrication process includes three transfer
steps.17 Figure 1C shows the appearance of the device
at several stages of the fabrication procedure. We start
by growing graphene using chemical vapor deposition
(CVD)18 and transferring it onto a silicon substrate with
a 270 nm thick thermally grown silicon-dioxide (SiO2)
layer. Graphene is patterned into stripes and contacted
withmetal leads. MoS2 is then exfoliated on another SiO2/
Si substrate covered with a sacriﬁcial polymer layer.
Individual layers are detected using optical microscopy19
and transferred20 on top of the graphene stripes that form
the source and drain electrodes in direct contact with
monolayer MoS2. Fabrication continues with the deposi-
tion of the tunneling oxide layer on top of the MoS2/
grapheneheterostructure, in the formof a6nmthickHfO2
ﬁlm grown using atomic layer deposition (ALD). We use a
thermally oxidized Al seed layer21 to facilitate the ALD
deposition over graphene andMoS2. Multilayer graphene
ﬂakes 1.5 nm thick are transferred onto the tunneling
oxide and positioned above the MoS2 ﬂakes. Finally, the
ﬂoating gate is capped by a 30 nm thick HfO2 layer
followed by the deposition of the control gate.
Figure 2a shows the small-bias current versus bias
voltage (Ids  Vds) characteristic of one of our ﬂoating
Figure 1. MoS2/graphene heterostructure memory layout.
(a) Three-dimensional schematic viewof thememory device
based on single-layer MoS2. (b) Schematics of a hetero-
structure memory cell with a single-layer MoS2 semicon-
ducting channel, graphene contacts and multilayer
graphene (MLG) ﬂoating gate. The MLG ﬂoating gate is
separated from the channel by a thin tunneling oxide (ca.
1 nm Al2O3 þ 6 nm HfO2) and from the control gate by a
thicker blocking oxide (1 nm Al2O3 þ 30 nm HfO2). (c) Optical
micrographsof twographene/MoS2heterostructure transistors
fabricated on the sameMoS2monolayer ﬂake at various stages
of fabrication. Left: single-layer MoS2 transferred over an array
of graphene stripes patterned on oxidized silicon chips and
contactedwithmetal leads (Cr/Au: 10/50nm);middle: the same
device after deposition of the tunneling oxide and transfer/
patterning of MLG ﬂoating gates; right: ﬁnal device after the
deposition of the blocking oxide and deﬁnition of the control
gate electrodes (Cr/Au: 10/50 nm). Scale bars: 3 μm.
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gate transistors acquired for diﬀerent values of the
control gate voltage Vcg. The symmetry of the curves
with respect to the origin and their linear behavior
indicates the formation of ohmic contacts between
graphene andmonolayerMoS2. This is due to a tunable
and favorable graphenework function.10 The relatively
large current, on the order of 500 nA for a 40 mV bias,
corresponding to a total series resistance of 125 kOhm
shows that eﬃcient charge injection from graphene to
MoS2 is possible even though the distance between
the two is close to the interlayer distance in graphite
(3.4 Å). This is in agreement with density functional
theory-based calculations of the electronic structure of
graphene/MoS2 hybrids showing that charge transfer
between graphene and MoS2 is possible in spite of a
lack of interaction and the relatively large interlayer
separation.22
As this device is in two-contact conﬁguration, we can
only estimate the upper limit for the contact resistance
from the highest recorded channel current during the
gate voltage sweep shownonFigure2a. From Ids =1.5μA,
a bias voltageVds = 50mV, and channelwidthof 3μm,we
estimate the upper limit for the contact resistance of
50 kΩ 3 μm. Future four-contact and transfer-length
measurements will result in a more accurate measure-
ment of contact resistance in this material combina-
tion. This value could be further reduced by chemical
doping, local electrostatic control or the use of ﬂat
substrates. The use of graphene as a contact material
for 2D semiconductors in place of thicker metallic ﬁlms
is expected to be advantageous as it allows fabricating
devices and circuits23 in a truly 2D architecture, using
for example roll-to-roll printing and with reduced
parasitic interference between neighboring devices
and increased resistance to short-channel eﬀects.7
Work-function tunability10 of graphene will allow it to
be adapted to a wide variety of 2D materials. Further-
more, because it is chemically inert and mechanically
ﬂexible, graphene is the ideal noninvasive contact to
other 2D materials.
The information storage capability of our device can
be deduced from the transfer characteristics (drain
current Ids versus control-gate voltage Vcg), shown in
Figure 2b, acquired in two sweeping directions, from
negative to positive voltages (blue) and in the opposite
sweep direction (red). The large hysteresis, character-
ized by a maximum voltage shift ΔV of approximately
8 V, is related to the charging/discharging of the ﬂoating
gate in response to the control gate voltage. As the
control gate voltage is swept toward high positive
values (red curve), Fowler-Nordheim electron tunneling
occurs from the channel into the ﬂoating gate through
the HfO2 oxide barrier, Figure 2c.
24 At this stage, elec-
trons are accumulated in the ﬂoating gate and the
device is in the program state. Accumulation of elec-
trons in the ﬂoating gate results in a positive shift of the
threshold voltage. This is observable from the blue
curve, where the control gate voltage is swept in the
opposite direction. As the control gate voltage Vcg
reaches negative values, electrons are transferred back
from the ﬂoating gate to the channel. For suﬃciently
high ﬁelds the ﬂoating gate is fully discharged, resulting
in the erase state. For the purpose of reading the
Figure 2. Device characteristics and charge trapping in the
device. (a) Output characteristics (drain-source current Ids vs
drain-source voltage Vds) of the ﬂoating gate transistor in
the ON state, for diﬀerent control gate biases Vcg. The curve
linearity at small Vds indicates that graphene acts as a ohmic
contact to monolayer MoS2. (b) Transfer characteristic
(drain-source current Ids vs control-gate voltage Vcg) of the
ﬂoating gate transistor, acquired along two diﬀerent con-
trol-gate voltage sweep directions. The large hysteresis of
∼8 V is related to accumulation of charge in the MLG
ﬂoating gate. The voltage sweep rate was 1.4 V/s. (c)
Simpliﬁed band diagram of the memory device in program
and erase states. Application of a positive control gate
voltage Vcg programs the device. Electrons tunnel from
the MoS2 channel through the 6 nm thick HfO2 and accu-
mulate on the multilayer graphene ﬂoating gate. Applica-
tion of a negative control gate voltage Vcg depletes the
ﬂoating gate and resets the device.
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memory state, zero voltage should be applied to the
control gate (Vcg = 0). This would result in high drain
current in the erase state and low drain current current
in the program state.
Other hysteresis mechanisms25 could be present in
the device, but they can be ruled out as potential
sources of such a high memory eﬀect. Trapping states
related to charge impurities present at the semicon-
ductor/dielectric interface cannot generate a perma-
nent threshold voltage shift. As shown in Figure 3a, we
can generate permanent current/threshold voltage
states characterized by varying memory windows ΔV
by modulating the amount of charge stored in the
ﬂoating gate. To calculate the threshold voltage shift,
we deﬁne a reference erase state by assuming that the
ﬂoating gate is not likely to accumulate positive charge
(see Supporting Information). The ﬂoating gate can be
depleted of all residual charge by sweeping the control
gate voltage from 0 V to a low negative voltage,
denoted as Vcg,min (<5 V). This places the device in
the erase state. Immediately after ﬂoating gate deple-
tion, we sweep the control gate voltage in the negative-
to-positive direction, starting from Vcg,min = 18 V,
resulting in the black dashed line in Figure 3a, charac-
terized by a threshold voltage Vth≈ 0 V. Repeating this
voltage sweep results in a set of curves with no ob-
servable dependence of the Vth on the diﬀerent values
tested for Vcg,min.
17 This indicates that the multilayer
graphene ﬂoating gate is not likely to accumulate
positive charge (holes) in response to a negative voltage
applied to the control gate. Hence, a reference E state
with Vth ≈ 0 V could be deﬁned, corresponding to
approximately zero charge stored in the FG. We can
now reach diﬀerent program (P) states by performing
successive Vcg sweeps, stopping at gradually increasing
maximum values of Vcg,max. Figure 3a shows a family of
curves acquired in this way, corresponding to diﬀerent
program states characterized by their own memory
windows. The threshold voltage shift ΔV (memory
window), measured from the reference E state, is
strongly dependent on the maximum control gate
voltage, as can be inferred from the inset graph in
Figure 3a. A maximum control gate voltage of þ18 V
results in a memory window exceeding 8 V. Gate
leakage during these measurements is less than 10 pA
and is within the noise limits of our instrument (see
Supporting Information).
We estimate the amount of charge stored on the
ﬂoating gate from the expression n = (ΔV CFGCG)/q,
based on the charge balance equation,26 where q is the
electron charge, ΔV is the diﬀerence in the threshold
voltage for read and erase states, while the CFGCG is
the capacitance between the ﬂoating gate and the
control gate, modeled as CFGCG = ε0εbl/dbl, with ε0 the
vacuum permittivity, εbl the relative dielectric constant
of the HfO2 blocking layer (∼19), and dbl its thickness
(∼30 nm). This results in a density of stored electrons
on the order of ∼2.8  1013 cm2. In agreement with
Mishra et al.14 and Hong et al.27 we conclude that MLG,
due to its higher density of states than in graphene,
allows a larger memory window with strong potential
for multilevel data storage.
We now test the dynamic behavior of our device,
reported in Figure 3b. Switching between program and
erase states is achieved through the application of
voltage pulses to the control gate electrode, with the
source grounded and the drain biased at 50 mV. The
device is initially in the E state, corresponding to theON
current level. A positive voltage pulse (þ18 V) with the
duration of 100 ms leads to both accumulation of
charge in the transistor channel, indicated by the
∼150 nA current spike and to tunneling of electrons
into the ﬂoating gate. When the control gate voltage is
Figure 3. Memory states. (a) Dependence of the memory
window on the control-gate voltage. Symbols: transfer
characteristics (drain-source current Ids vs control-gate vol-
tage Vcg) of the ﬂoating gate transistor acquired from
positive to negative control gate voltages Vcg, for diﬀerent
Vcg,max (plotted in the inset). The drain-source voltage Vds is
ﬁxed to 50 mV. Dashed line: transfer curve of the device in
the erase state, corresponding to no charge stored on the
ﬂoating gate. The inset graph shows the dependence of the
memory window, related to charging of the ﬂoating gate,
on the maximum voltage applied to the control gate. (b)
Switching between erase (E, high current, device ON) and
program (P, low current, device OFF) states induced by the
application of alternatingVcg pulses ((18 V for 100ms)with
a time interval of 2.3 s. The application of a positive Vcg
pulse (E f P) induces a drain-source current Ids peak
(130150 nA) due to the increase of the charge density in
the MoS2 channel during the pulse.
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reset to 0 V, the device remains in its program state,
holding a stable OFF current. The application of a
symmetric negative pulse (18 V, 100 ms duration)
2.3 s later restores the initial erase state. We performed
an endurance test measurement for our memory
device, observing a well-deﬁned and reproducible
P/E switching for over 120 cycles. The slow decay of the
ON current is presumably due to trapping mechanisms
related to charge impurities present at the semiconduc-
tor/dielectric interface, as observed elsewhere.25
The stability of E and P states, crucial for nonvolatile
information storage, was further investigated by monitor-
ing their time-resolvedbehavior at a constantdrain-source
bias of 50 mV, reported in Figure 4. During the entire
observation time, the corresponding erase state current
was measured to be in the range 108107 A, with an
exponential decay saturating to about 20 nA. After this
measurement, the memory was programmed to the
program state through a voltage pulse (Vcg = þ18 V,
duration 3 s), resulting in theOFF state of the drain current
Ids. Although slowly increasing with time, the Ids current
remained in the 10121010 A range during at least
2000 s. Room for improvement can be identiﬁed in both
lowering the density of charge impurities in and around
the channel in order to stabilize the erase-state current
and in improved engineering of the tunneling oxide
layer to increase the retention performance.
For the program and erase states we measured a
maximal program/erase (P/E) current ratio exceeding
104. Such a remarkable P/E current ratio not only allows
easy readout of the device state, but also allows multi-
level storage, where more than one bit of information
could be stored in the memory cell in the form of
several distinct ﬂoating-gate charge levels.
As the ﬁnal step of our device characterization
procedure, we studied the memory charge retention
characteristics (Figure 4b), which are related to both
the nature of the tunneling barrier and to the work
function of theMLG. The latter determines the depth of
the potential well for the electrons stored in the
ﬂoating gate. After programming thememory through
a positive pulse (Vcg =þ18 V during 3 s), we measured
the threshold voltage at diﬀerent time intervals, deter-
mined using a linear ﬁt of the transfer characteristics, as
shown in the inset of Figure 4b. These curves were
acquired in a narrow range of control voltage Vcg, from
0 to þ12 V, in order to prevent undesired electron
depletion/injection occurring at the ﬂoating gate. Suc-
cessive voltage sweeps carried out immediately one
after the other resulted in similar Vth values, conﬁrming
the fact that the measurement itself was not perturb-
ing the system. We observe a threshold voltage varia-
tion from7.5 to 5 V during a timeperiod of 104 seconds.
Assuming that the reference erase state is character-
ized by Vth≈ 0 V, we estimate that, after 10 years, 30%
of the initial chargewould still be stored on the ﬂoating
gate. This result proves that the charge leakage from
the ﬂoating gate is slow on the time-scale of years and
that the combination MoS2/MLG indeed has a poten-
tial for application in nonvolatile memory technology.
The value extracted for charge retention appears en-
couraging, considering that this is the ﬁrst prototype of
its kind. Further improvement can be achieved by
means of a thorough engineering of the blocking oxide
layer, using for instance novel insulating 2D crystals,
such as BN or 2D oxides.28
CONCLUSION
We have demonstrated a new type of heterostruc-
tures based on 2Dmaterials in which we use graphene
as an ohmic contact tomonolayerMoS2 in a ﬁeld-eﬀect
transistor geometry, paving the way toward the reali-
zation of truly 2D device architectures. The ﬁnal device
includes a multilayer graphene ﬂoating gate and oper-
ates as a nonvolatile memory cell. This demonstrates
that it is possible to design memory devices using 2D
building blocks, including contacts, ﬂoating gate, and
Figure 4. Device dynamics and charge retention. (a) Tem-
poral evolution of drain-source currents (Ids) in the erase
(ON) and program (OFF) states. The curves are acquired
independently for the program (108107 A) and erase
(10121010 A) current states and plotted on a common
time scale. The drain-source bias voltage is 50 mV and the
duration of the control-gate voltage (Vcg) pulse is 3 s. (b)
Time-resolved behavior of the device threshold voltage
after application of the programming voltage pulse (þ18 V
for 3 s). Threshold voltage was determined from linear ﬁts to
transfer curves (inset) in the linear regime. We estimate that
after 10 years the device retains 30% of the charge stored on
the ﬂoating gate.
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the semiconducting channel. Moreover, the excellent
mechanical properties of 2D semiconductors such as
MoS2 (ref 29) can be exploited for fabrication of
transistor circuits and memory devices on ﬂexible
substrates, with a naturally emerging range of related
applications. Such devices could be producedmassively
and inexpensively using liquid-scale processing30 or roll-
to-roll printing31 of CVD-grown material.32,33
METHODS
Single layers of MoS2 are exfoliated from commercially avail-
able crystals of molybdenite (SPI Supplies Brand Moly Disulﬁde)
using the scotch-tape micromechanical cleavage technique
method pioneered for the production of graphene.1 AFM
imaging was performed using the Asylum Research Cypher
AFM. Electrical characterization of the memory device was
performed in ambient conditions at room temperature using
an Agilent E5270B parameter analyzer.
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